This brief presents a hardware architecture and algorithmic improvements for list successive cancellation (SC) decoding of polar codes. More specifically, we show how to completely avoid copying of the likelihoods, which is algorithmically the most cumbersome part of list SC decoding. The hardware architecture was synthesized for a blocklength of N = 1024 bits and list sizes L = 2, 4 using a UMC 90 nm VLSI technology. The resulting decoder can achieve a coded throughput of 181 Mb/s at a frequency of 459 MHz.
I. INTRODUCTION
C HANNEL polarization gives rise to an elegant and provably good class of channel codes, called polar codes [1] . Decoding of polar codes is usually performed using a successive cancellation (SC) decoder [1] . Some hardware architectures for SC decoding of polar codes were discussed in [2] - [5] , while the first application-specific integrated circuit (ASIC) of such a decoder was presented in [6] . Moreover, a field-programmable gate array implementation of a belief propagation decoder for polar codes was presented in [7] . Recently, more sophisticated decoding algorithms, such as the list SC decoder [8] , [9] and the stack SC decoder [9] , were introduced. These algorithms provide improved error-correcting performance at the cost of increased complexity. Stack SC decoding suffers from high memory requirements and costly metric normalization, making list SC decoding more attractive from a practical perspective. Unfortunately, the list SC decoder is burdened by a likelihood copying step and no architecture of such a decoder exists yet in the literature.
Contribution and Outline: This brief presents an architecture for list SC decoding of polar codes. To this end, we also describe how the copying of the intermediate likelihoods in the list SC decoding algorithm can be avoided. In Section II, we briefly review the construction and decoding of polar codes. Section III discusses algorithmic improvements to list SC decoding, while Manuscript in Section IV the proposed list SC decoder architecture is described. Section V summarizes very-large-scale integration (VLSI) implementation results and concludes this brief.
II. POLAR CODES
We use a N 1 to denote a row vector (a 1 , . . . , a N ) and a j i to denote the subvector (a i , . . . , a j ). We use the operators log and ln for the binary and natural logarithm, respectively.
A polar code is constructed by recursively applying a polarizing transform n times to the binary input symmetric and memoryless channel W . This transform is linear and it can be expressed as a 2 × 2 matrix, denoted by F. The n-fold application of this transform can be expressed as an N × N matrix G, with G = F ⊗n , where ⊗n denotes the n-fold application of the Kronecker product. Encoding is performed by choosing a sequence u N 1 ∈ {0, 1} N and calculating the codeword x N 1 = u N 1 G. This codeword is transmitted over N uses of W and a noisy codeword y N 1 is received.
A. Successive Cancellation Decoding
The decoding method proposed by Arıkan is based on successive cancellation. First, an estimate for u 1 , denoted byû 1 , is calculated based on y N 1 . Then, u 2 is decoded, based on y N 1 and the knowledge ofû 1 , etc. In principle, it is possible to calculate the mutual information between (y N 1 , u i−1 1 ) and u i for every i. A polar code of rate R is constructed by letting only the NR u i s with the highest mutual information convey information, while freezing the remaining u i s to 0. The sets of non-frozen and frozen bit indices are denoted by A and A c , respectively. The exact decoding procedure is dictated by the recursive structure of the code. In Fig. 1 , the decoding process is visualized for N = 4. On the right-hand side of the graph, the likelihoods W (y i |x i ), i = 1, . . . , N, These likelihoods are combined pair-wise by going through a data dependency graph (DDG) with N log N nodes, which are grouped into log N stages. The output on the left side of the graph is P (y N 1 ,û i−1 1 |u i ), u i ∈ {0, 1}, i = 1, . . . , N. Hard decisions are taken according tô
The two pairs of incoming likelihoods at each node, denoted by a 2 1 and b 2 1 , are combined to produce the intermediate likelihoods, according to either f :
whereû s is called a partial sum. Each partial sum is a linear combination of some of the previously decoded codeword bits [1] . The circle and square nodes of the DDG in Fig. 1 represent application of f and g, respectively. If intermediate likelihoods are stored, then the computational complexity of SC decoding is O(N log N ) [1] .
B. List SC Decoding
Successive decoding can be described as a search procedure on a full binary tree. The 2 (i−1) nodes at depth (i − 1) represent u i given all possible choices forû i−1 1 . The two outgoing edges of each node in the tree are labeled with the two possible choices forû i . A decoder explores one or more paths in the tree by deciding which edge to follow at each step based on some metric. The SC decoder explores a single path from the root to the leaves of the tree. It uses the likelihood in (1) as a metric for edges corresponding to non-frozen bits and it always follows the edge corresponding to 0 for frozen bits. The SC decoder has the drawback that erroneous decisions at some point can never be recovered in the future. The list SC decoder, on the other hand, performs a breadth-first search on the tree under a complexity constraint. This constraint is enforced by discarding some of the paths at each step. Specifically, the list SC decoder with list size L keeps track of L paths simultaneously and also uses the likelihood in (1) as a path metric when encountering non-frozen bits. More formally, let (û i−1 1 (1), . . . ,û i−1 1 (L)) denote the L distinct decoding paths after the (i − 1)th bit has been decoded. For every path l ∈ {1, . . . , L}, there are two choices forû i (l). Out of the resulting 2L paths, the L paths with the highest metric are preserved. When bit N is reached, the path with the highest metric is set as the decoded codeword. Decoding paths for an SC and a list SC decoder with L = 2 are shown by the red dashed and green dotted lines in Fig. 2 , respectively.
All results in this brief are illustrated for N = 1024 and R = 0.5. The performance of list SC decoding over an additive white Gaussian noise (AWGN) channel for some practical list sizes is compared with the performance of SC decoding in Fig. 3 . We performed 10 7 Monte-Carlo simulations for each data point. We observe that the returns of increased list size are small for L > 4 and that at high SNR using L > 2 provides almost no gain. However, at a FER of 10 −2 , which is a sensible target FER for many communications standards, e.g., [10] , the gain of list SC decoding is not negligible.
III. ALGORITHMIC CONSIDERATIONS
For each path, the intermediate likelihoods, the partial sums, and the path itself are stored in memories. We call these three memories collectively the state-memories. The content of each memory forms the state of each path. After the path selection step, each of the initial L paths is either discarded, kept, or duplicated, depending on whether it has zero, one, or two child nodes in the set of L out of 2L largest metrics, respectively. To duplicate a path, in a straightforward implementation its state is copied from one state-memory to another state-memory, with some differences between the two copies that correspond to the two different choices forû i . It was shown in [8] that list SC decoding can be performed with complexity O(LN log N ) when using a lazy copy technique. Our approach is to introduce an auxiliary pointer memory to avoid the high complexity of likelihood copying.
The algorithm in Fig. 4 describes list SC decoding. LI,Û s , u, and p denote the likelihood, partial sum, path, and pointer memories, respectively. For simplicity we think of LI as a 3-D memory that is indexed by the path index, the current stage index, and the bit index. Each element of LI stores a likelihood pair. The channel likelihood pairs are assumed to be stored in LI(:, log N, i), i = 1, . . . , N, before LISTSC is called.Û s ,û, and p are 2-D memories. Their first dimension is indexed by the path index and their second dimension is indexed by a combination of the partial sum, bit, and stage indices. The operation and structure of the pointer memory are described in the following section. The 2L path metrics are stored in the L × 2 memory M . PATHSELECTION takes 2L path metrics as input and outputs the indices of the parent paths corresponding to the paths with the L best metrics, denoted by l p (l), l = 1, . . . , L, and the corresponding values forû(l, i). The straightforward copying approach is chosen for the partial sums and the paths because it can be carried out in a single clock cycle in hardware with small overhead due to the small size of the involved memories. Lines 4-10 of ListSC can be performed in parallel, since there are no data dependencies between the loop iterations. UPDATESTAGE, which performs the likelihood updates for the given decoding stage using the update rules described in [1] , can also be executed in parallel for the 2 s nodes of the DDG that require updating at stage s [3] .
A. Low-Complexity State Copying
In this section, we describe the function of the pointer memory p. Assume that, for the code in Fig. 1 , we have L = 2, and u 1 , u 2 are non-frozen while u 3 , u 4 are frozen. Decoding starts with one (empty) path. The path metrics for u 1 = 0, 1, are calculated using the SC procedure based on the contents of the first state-memory. The intermediate likelihoods which are produced are written to the first state-memory. In general, the intermediate likelihoods which are produced for path l ∈ {1, . . . , L}, are written to the lth state-memory. Instead of taking a hard decision onû 1 as the SC decoder would, the list SC decoder duplicates the (empty) parent path and extends the first copy withû 1 = 0 and the second copy withû 1 = 1. The SC procedure for the two new paths requires the intermediate likelihoods produced by their parent path to calculate the path metrics forû 2 = 0, 1. These likelihoods are located in the first state-memory, since they were produced by the first path in the previous decoding step. The intermediate likelihoods produced by the SC procedure forû 2 = 0, 1, for the first and second paths are written to the first and second state-memory, respectively. From lines 5-8 of the list SC algorithm in Fig. 4 , we see that the SC procedure does not process all stages of the decoding graph for each u i . So, if afterû 2 has been processed the list SC decoder follows a new path whose parent is the second path, it has to read the intermediate likelihoods for the stages which were not processed when decodingû 2 from the first state-memory, and the intermediate likelihoods for the stages which were processed when decodingû 2 from the second state-memory. The auxiliary pointer memory p of dimension L × (log N − 1) keeps track of which memory stores each path's likelihood for each stage. When a decision forû 2 needs to be made, there are four candidate paths, out of which the two paths with the best metrics are kept, while the remaining two are discarded. Now, instead of copying the intermediate likelihoods of the paths that we want to keep, it suffices to copy the references to the state-memories contained in the pointer memory. Since u 3 and u 4 are frozen, both paths are extended withû 3 = 0 andû 4 = 0 and the best path is declared as the decoded codeword.
B. Likelihood Representation
SC decoding can be carried out in the log-likelihood ratio (LLR) domain by modifying (2) and (3) [2]. LLRs provide reduced storage requirements, increased numerical stability, as well as simplified computations with respect to a likelihood based implementation. The list SC decoding algorithm is described using likelihoods and log-likelihoods (LLs) in [8] and [9] , respectively. LLRs can be converted to LLs by using LL(x i ) = ln((exp(LLR) 1−x i )/(1 + exp(LLR))). However, this conversion assumes that LL(0) + LL(1) = 1, which is not true in general. Thus, each LL is normalized by a different factor, so the ordering of the path metrics will be affected and they can no longer be used to choose the L best paths. For this reason, in our decoder the likelihoods are represented in LL form, which also simplifies the computations in (2) and (3) and provides numerical stability, but requires more storage. We use negative LLs, which are always positive numbers and do not require a sign bit, to make the binary representation more compact. Assuming transmission over an AWGN channel with noise variance σ 2 , the negative LLs are
, is the modulated version of codeword bit x i . Using negative LLs, (2) and (3) become
where min * (a, b) = min(a, b) + ln(1 + e −|a−b| ). The f function is simplified by using an approximation that ignores the ln(·) term. In Fig. 3 , the performance of SC and list SC decoding with this approximation are plotted using dashed lines. There is practically no difference in performance with respect to the exact implementation for the used blocklength and list sizes. Our simulations show that the loss becomes slightly larger as the blocklength is increased. For example, for N = 2 15 the loss is approximately 0.1 dB. Moreover, let c, d > 0 be constants. Then, for any a, b ≥ 0, we have At each stage of SC decoding only one type of function is used, so the constant terms are common for all involved calculations. Thus, they can be recursively factored out and removed without affecting the ordering of the path metrics. So, we can use LL(x i ) = (y i − μ(x i )) 2 , which is easier to handle by the quantization step.
IV. LIST SC DECODER ARCHITECTURE
The list SC decoder is a combination of three components. The first component is the metric computation unit (MCU), which calculates the metrics for each path using the sequential SC procedure. The second component, called the statememories component, consists of L state-memories, which the MCU uses to compute the 2L path metrics. Moreover, a third component manages the tree search by performing path selection based on the metrics that are calculated by the MCU. An overview of the proposed list SC decoder architecture is presented in Fig. 5(a) . The MCU contains L SC decoder cores, which perform the metric calculation based on the state that they are supplied with. Multiplexers are responsible for redirecting the correct LLs to each decoder core, according to the entries of the pointer memory. The path selection unit contains a sorter which finds the L best metrics out of 2L options, along with the path index and the value ofû i (l) from which they resulted, and the pointer memory, which manages the memory read access of the SC decoder cores.
A. LL Quantization
Since the LLs are positive numbers, as SC decoding moves toward stage 0, their dynamic range increases. When an LL pair saturates, it is useless for making a decision. Thus, when using LLs, it is crucial to avoid saturation. In (5) and (6), two numbers with the same dynamic range are added. The simplest way to avoid all saturations is to increase the number of bits used to store the LLs by one bit per stage. This way, the only performance degradation with respect to the floating point implementation comes from the quantization of the channel LLs. Let Q ch denote the number of bits used for the quantization of the channel LLs. The performance of the list SC decoder under various quantization bit-widths using a uniform quantizer with quantization step Δ = 1 is presented in Fig. 6 . For the remainder of this brief, we choose Q ch = 3, since the degradation with respect to the floating point and to the Q ch = 4 implementations is very small.
B. Metric Computation Unit
The architecture of the SC decoder cores contained in the MCU is derived from the log-likelihood ratio (LLR) based architecture of [3] , which was modified to implement LL based SC decoding. Each decoder core consists of P processing elements (PEs) that operate on up to P nodes of each stage of the DDG in parallel. For fair comparison, we chose P = 64 as in [6] . Three counters track the index i of the bit that is currently being decoded, the current stage s within the decoding graph, and the current part within the stage p s for the stages that require more than one cycle to be processed. All control signals and memory addresses are generated based on (i, s, p s ). The maximum LL bit-width, denoted by Q max , determines the width of the PEs. Using the LL quantization scheme described previously, we have Q max = Q ch + log N . The PEs implement both (5) and (6) . An additional input is used to choose between the f and g outputs. Due to the choice of quantization scheme, no overflow checks are needed. The MCU contains L L-to-1 multiplexers, which are controlled by the pointer memory in the path selection unit and redirect the correct LLs to each SC decoder core.
C. State-Memory
SC decoding can be implemented by storing 2N LL pairs [3] , requiring a total of 4N data words. The N first pairs that correspond to the channel LLs are never overwritten during SC decoding. Thus, only one copy of the channel LL memory is needed, from which all decoder cores can read. The remaining N memory position pairs have to be distinct for each path. The number of required memory position pairs is (L + 1)N and the total number of bits used for LL storage is
There are L partial sum and L path memories, with N memory positions of 1 bit each, resulting in a total of 2LN bits. The architecture of the partial sum memories is identical to the one used in [3] . To complete the state copying step in a single cycle, all the contents of each of the L partial sum memories can be copied to and from one another by means of crossbars, as illustrated in Fig. 5 . The same holds for the path memories. So, the number of bits per MCU state is
D. Path Selection 1) Metric Sorter: For the path selection step, the 2L metrics are sorted in a single cycle. To minimize the delay, a radix-2L sorter was implemented by extending the architecture presented in [11] to support finding of the L smallest values, instead of only the 2 smallest values. This sorter requires 2L(2L − 1)/2 comparators of Q max -bit quantities. Since a single sorter is needed, minimizing its size is not critical. In fact, the metric sorter occupies only 0.1% and 0.8% of the total decoder area for L = 2 and L = 4, respectively. A register is added between the output of the MCU and the metric sorter to reduce the length of the critical path. Unfortunately, decoding cannot proceed before the choice of paths is made, so an idle cycle is introduced every time the output of the metric sorter is needed. This happens RN times per codeword. Thus, by modifying the expression found in [6] , the number of cycles required to decode one codeword is
If we ignore the second term, which is small, then the overhead with respect to the case where we do not add a register is approximately RN cycles, or (RN )/(2N ) = 50R percent. Nevertheless, adding the register leads to a higher throughput due to a higher clock frequency. The architecture of the metric sorter is presented in Fig. 5(b) .
2) Pointer Memory: The pointer memory contains L × (log N − 1) elements which can take on L distinct values, so we need log L bits for the representation. In total, the pointer memory contains L log L (log N − 1) bits. For L = 2, 4 and N = 1024, this translates to 18 and 72 bits, which is negligible. This memory also has the copying functionality that the partial sum and path memories provide. The architecture of the pointer memory is presented in Fig. 5(b) .
V. SYNTHESIS RESULTS
Synthesis results for N = 1024 and L = 2, 4 using a UMC 90 nm CMOS technology are shown in Table I . Since there exist no other list SC decoder architectures in the literature, we try to quantify the additional hardware complexity that is required to reap the decoding gain benefits of list SC decoding by comparing our design with the existing SC decoder synthesis results of [3] and the chip results of [6] .
